References

Oppenhein, Alan V. and Schaffer, Ronald W., “Digital Signal Processing”, Prentice Hall, 1972.

Lyons, Richard G., “Understanding Digital Signal Processing”, Addison-Wesley Publishing Company, 1997.

Orfanidis, Sophocles J., “Introduction to Signal Processing”, Prentice Hall, 1996.

Brown, S. and Rose, J., “FPGA and CPLD Architectures: A Tutorial”, pp 42-57, IEEE Design and Test of Computers, 1996.

http://www.xilinx.com/products/virtex.htm

D. Bhatia (Editor), “Special Issue on Field Programmable Gate Arrays”, VLSI Design, Vol. 4, No. 4, 1996.

The Programmable Logic Data Book, Xilinx Inc., 1998.

Mintzer, L., “The role of Distributed Arithmetic in FPGAs”, available on internet at http://www.xilinx.com/appnotes/theory1.pdf

Goslin, Greg, “Using Xilinx FPGAs to design custom Digital Signal Processing Devices”, Proceedings of the DSPX, 1995, Jan 1995, pp 565-604.

Look for FPGA and DSP related articles on the internet at http://www.xilinx.com/products/logicore/coredocs.htm#DSP

Hauck, S., “The roles of FPGAs in Reprogrammable Systems”, Proceedings of the IEEE, Vol. 86, No. 4, pp. 615-638, April 1998.

Villasenor, J., and Mangione-Smith, W.H., “Configurable Computing”, pp. 67-71, Scientific American, June 1997.

Mintzer, L., “FIR Filters with Xilinx FPGAs”, ACM/SIGDA Workshop on FPGAs, 1992.

Mintzer, L., “Large FFTs in a single FPGA”, pp 895-899, ICSPAT, 1996.

Nag, Sudip and Verma, Hare, “An Efficient Parallel Design of FFTs in FPGAs”, ICSPAT, 1998.

Dick, Chris, “Computing the Discrete Fourier Transform on FPGA based Systolic Arrays”, Proceedings of the FPGA, 1996.

Wiseman, John, “ An Introduction to MPEG Video Compression”, DSP World, 1998, pp 45-66.

Official MPEG web site: http://www.mpeg.org

Woods, R., Cassidy, A., and Gray, J., “VLSI Architectures for Field Programmable Gate Arrays: A Case Study”, (for DCTs), ICSPAT 1997, pp 914-918.

Woods, R. F., Trainor, D., and Heron, J. P., “Implementing the 2-D DCT using Full Custom, Semi Custom and Programmable Design Styles”, Proceedings of the First Advanced Video Compression Engineering Conference, 1996, pp 59-67.

Yan, M., Wu, Y.J., and McCanny, J.V., “VLSI Architectures for Motion Estimation”, International Conference on Signal Processing, October, 1993.

Andraka, R.J., “A survey of CORDIC algorithms for FPGA based computers”, FPGA ‘98, Proc. Of the 1998 ACM/SIGDA sixth international symposium on Field Programmable Gate Arrays, Feb 22-24, 1998, Monterey CA, pp 191-200.

Volder, J., “The CORDIC Trigonometric Computing Technique”, IRE Trans. Electronic Computing, Vol EC-8, pp330-334, Sept 1959.

Walther, J.S., “A unified algorithm for elementary functions”, Spring Joint Computer Conf., pp. 379-385, proc., 1971.

Volder, J., “Binary Computation algorithms for coordinate rotation and function generation”, Convair Report IAR-1 148 Aeroelectrics Group, June 1956.

Leibman, S., “FPGAs provide Image Processing Alternative”,Advanced Imaging, September 1997.

Muhammad, K. and Roy, K., “On complexity reduction of FIR Digital Filters Using Constrained Least SquareSolution”, Proc. 1997 IEEE International Conference on Computer Design (ICCD), 1997.

Muhammad, K. and Roy, K., “Low Power Digital Filters based on Constrained Least Squares Solution”, Proc. 31st Asilomar Conference on Signals, Systems & Computers, 1997.

Sankarayya, N., Roy, K. and Bhattacharya, D., “Algorithms for Low Power and High Speed FIR Filter Realization using Differential Coefficients”, IEEE Transactions Circuits and Systems, 1997.

Lundberg, M., Muhammad, K., and Roy, K., “Estimation and Reduction of Switching Activity by Higher Level Modelling using Signal Statistics”, ECE Technical Report, Purdue University, West Lafayette, IN 47907.